

GATE PULSE MODULATION

### Product information presented is for internal use within AAT Inc. only. Details are subject to change without notice. **MULTI-CHANNEL POWER SUPPLY FOR TFT LCD PANELS** FULLY I2C INTERFACE CONTROL – BOOST, THREE BUCKS, TWO CHARGE PUMP,

# **FEATURES**


- 8V to 14V Input Supply Voltage Range
- Fully I<sup>2</sup>C Interface Control
- Current Mode Boost Regulator for V<sub>AVDD</sub>
  - Built-in 20V, 5A, 0.2Ω MOSFET
  - ♦ 750kHz Fixed Switching Frequency
  - Built-in Isolation NMOS Switch
  - Built-in High Voltage Stress Function (HVS)
  - Setting via I<sup>2</sup>C Interface : Output Voltage, High Voltage Stress Mode, Current Limit, and Soft Start Time
- Current Mode Buck Regulator for V<sub>IO</sub>
  - Built-in 18V, 3.5A, 0.2Ω, MOSFET
  - ♦ 750kHz Fixed Switching Frequency
  - Setting via I<sup>2</sup>C Interface : Output Voltage
- Current Mode Sync Buck Regulator for V<sub>CORE</sub>
  - Built-in 5V, 3A, 0.2Ω MOSFET
  - ♦ 2MHz Fixed Switching Frequency
  - Setting via I<sup>2</sup>C Interface : Output Voltage
- Current Mode Sync Buck Regulator for V<sub>HAVDD</sub>
  - Built-in 18V, 2A, 0.2Ω MOSFET
  - ♦ 750kHz Fixed Switching Frequency
  - Setting via I<sup>2</sup>C Interface : Output Voltage
- Positive Charge Pump Regulator for V<sub>GH</sub>
  - Temperature Compensation (T/C)
  - ♦ Setting via I<sup>2</sup>C Interface : Output Voltage
- Negative Charge Pump Regulator for V<sub>GL</sub>
  - ♦ Setting via I<sup>2</sup>C Interface : Output Voltage
- High Voltage Switch with Gate Pulse Modulation
  - Setting via I<sup>2</sup>C Interface : Stop Discharge Voltage (SDV)

- Protection
  - Input Under-voltage Lockout (UVLO)
  - Overload Current Protection (OCP)
  - Over Voltage Protection (OVP)
  - Short Circuit Protection (SCP)
  - Under Voltage Protection (UVP)
  - Thermal Shutdown (OTP)
- WQFN 40-6x6x0.75 Package

# **APPLICATIONS**

TFT LCD TV Panel

# **PIN CONFIGURATION**



- 台灣類比科技股份有限公司 -

Advanced Analog Technology, Inc. –

Version 0.02

Page 1 of 32



Advanced Analog Technology, Inc.

## **GENERAL DESCRIPTION**

The AAT1218 is a highly integrated power management IC for TFT LCD TV panels. The device consists of a current mode boost regulator, three current mode buck regulators, a positive charge pump regulator with temperature compensation, a negative charge pump regulator, and gate pulse modulation. All of output voltages are set via  $l^2C$  interface.

The current mode boost regulator provides a fast transient response supply voltage for the source drivers. It provides an output voltage of up to 19.8V from input voltages ranging from 8V to 14V. The boost regulator integrates a low  $R_{DSON}$  (0.2 $\Omega$ ) N-MOSFET, and operates at a fixed switching frequency of 750kHz, thereby minimizing board space while providing good efficiency. The soft-start time set via  $I^2C$  interface minimizes inrush current and output overshoot. In addition, the AAT1218 integrates a control block that can drive an internal N-Channel MOSFET to sequence power to source drivers.

The first non-synchronous current mode buck regulator (BUCK1) operates at 750kHz and typically supplies system logic power (V<sub>IO</sub>). It integrates a 18V, 3.5A,  $0.2\Omega$ , power MOSFET and features built-in 3ms soft start. The second synchronous current mode buck regulator (BUCK2) operates at 2MHz and typically

## **AAT1218**

supplies system core power (V<sub>CORE</sub>). It integrates a 5V, 3A, 0.2 $\Omega$ , power MOSFET and also includes a built-in 3ms soft start. The last synchronous current mode buck regulator (BUCK3) operates at 750kHz and typically supplies half V<sub>AVDD</sub> for source drivers. It integrates a 18V, 2A, 0.2 $\Omega$ , power MOSFET and uses a 10ms / 20ms soft start. All of three output voltages are set via l<sup>2</sup>C interface.

The positive charge pump regulator supplies VGH gate-on voltage, and includes a temperature compensation function for GOA (GIP) Panel. The negative charge pump regulator generates VGL supply voltage for the gate-off voltage. Both output voltages can be programmable via I<sup>2</sup>C interface. For improving TFT LCD Non-GOA (Non-GIP) Panel's image quality, a gate pulse modulation (GPM) circuit shapes the gate-on signal. The slope of the gate-on voltage can be set by external resistor and capacitor.

The AAT1218 device includes various protection features such as UVLO, OCP, OVP, SCP, UVP and thermal shutdown.

The AAT1218 is available in a small 6x6x0.75mm, ultra-thin, 40 pin WQFN package with a bottom side exposed thermal pad to provide optimal heat dissipation. The device is rated to operate from  $-40^{\circ}$ C to  $+85^{\circ}$ C ambient temperature range.

# **ORDERING INFORMATION**

DEVICE TYPE	PART NUMBER	PACKAGE	PACKING	TEMP. RANGE	MARKING	MARKING DESCRIPTION
AAT1218	AAT1218- Q23-T	Q23: WQFN40-6X6	T: Tape and Reel	–40 $^{\circ}$ C to +85 $^{\circ}$ C	AAT1218 XXXXXX XXXX	Device Type Lot no. (6~9 Digits) Date Code (4 Digits)

Note: All AAT products are lead free and halogen free.

- 台灣類比科技股份有限公司 -


Advanced Analog Technology, Inc. –

Page 2 of 32

Version 0.02



# **TYPICAL APPLICATION**



- 台灣類比科技股份有限公司 -

Advanced Analog Technology, Inc. –

Version 0.02

Page 3 of 32



July 2013

**AAT1218** 

# **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	VALUE	UNIT
INVL, INBK1, INBK3 to AGND	V <sub>IN</sub>	–0.3 to +18	V
LX1, SWI, SWO to PGND	V <sub>H1</sub>	-0.3 to +22.0	V
LXBK1, LXBK3 to PGND	V <sub>H2</sub>	-0.3 to +18.0	V
INBK2, LXBK2 to PGND	V <sub>H3</sub>	-0.3 to +6.0	V
BSTBK1, BSTBK3, to PGND	V <sub>H4</sub>	-0.3 to +24.0	V
OUTBK1, OUTBK2 to PGND	Vo	-0.3 to +7.0	V
OUTBK3 to PGND	V <sub>01</sub>	-0.3 to +18.0	V
DRVP to PGND	V <sub>H5</sub>	-0.3 to +44.0	V
DRVN to PGND	V <sub>H6</sub>	-0.3 to +7.0	V
VGL to PGND	V <sub>H7</sub>	-24 to -0.3	V
VGHP, VGHM, RE to PGND	V <sub>H8</sub>	-0.3 to +44	V
Input Voltage (HVS, SCL, SDA, AO, NTC, GVOFF)	V <sub>I1</sub>	-0.3 to +7.0	V
Input Voltage (EN)	V <sub>I2</sub>	-0.3 to +18.0	V
Ourput Voltage (COMP)	V <sub>O2</sub>	-0.3 to +7.0	V
Ourput Voltage (VL)	V <sub>O3</sub>	-0.3 to +7.0	V
AGND to PGND (PGND1, PGND2, PGND3)	V <sub>I1</sub>	-0.3 to +0.3	V
Operating Ambient Temperature Range	T <sub>C</sub>	-40 to +85	°C
Operating Junction Temperature Range	TJ	-40 to +150	°C
Storage Temperature Range	T <sub>STORAGE</sub>	-65 to +150	°C
Package Thermal Resistance	θ <sub>JA</sub>	36	°C/W
Power Dissipation, @ $T_c$ = +25 ° C , $T_J$ = +125 ° C	P <sub>d</sub>	2.778	W
ESD Susceptibility Human Body Mode		2k	V
ESD Susceptibility Machine Mode		200	V

Note: Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the devices. Exposure to ABSOLUTE MAXIMUM RATINGS conditions for extended periods may affect device reliability.

- 台灣類比科技股份有限公司 -

Advanced Analog Technology, Inc. – Version 0.02

Page 4 of 32



## **ELECTRICAL CHARACTERISTICS**

 $(T_{C} = -40 \degree C \text{ to } +85 \degree C \text{ , unless otherwise specified. Typical values are tested at +25 \degree C \text{ ambient temperature, } V_{IN} = 12V, \text{ EN} = 3.3V, V_{AVDD} = 16.8V, V_{CORE} = 1.2V, V_{I/O} = 3.3V, V_{HAVDD} = 8.1V, V_{GH} = 28V, V_{GL} = -10.3V)$ 

#### **Operating Powe**

PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNIT
INVL Input Voltage Range	V <sub>INVL</sub>		8	-	14	V
INVL Under Voltage Lockout	V <sub>UVLO</sub>	Rising	7.0	7.2	7.5	V
	V UVLO	Falling	6.5	6.7	7.0	V
VL Voltage	VL		4.90	5.00	5.10	V
EN, HVS, GVOFF Input High Voltage	V <sub>IH</sub>		2		-	V
EN, HVS, GVOFF Input Low Voltage	V <sub>IL</sub>		- (	-	0.8	V
INVL Operating Current		Not Switching		TBD	-	mA
	I <sub>INVL</sub>	Switching	-	TBD	-	mA
Thermal Shutdown	T <sub>SHDN</sub>	H <sub>YS</sub> = 15 °C	-	150	-	°C

- 台灣類比科技股份有限公司 -

Advanced Analog Technology, Inc. – Version 0.02

Page 5 of 32



# **ELECTRICAL CHARACTERISTICS**

 $(T_{C} = -40 \degree C \text{ to } +85 \degree C \text{, unless otherwise specified. Typical values are tested at +25 \degree C \text{ ambient temperature, } V_{IN} = 12V, \text{ EN} = 3.3V, V_{AVDD} = 16.8V, V_{CORE} = 1.2V, V_{I/O} = 3.3V, V_{HAVDD} = 8.1V, V_{GH} = 28V, V_{GL} = -10.3V$ 

#### Non-synchronous Current Mode Boost Regulator (for AVDD)

PARAMETER	SYMBOL	TEST CONDITION	MIN	ТҮР	МАХ	UNIT
Output Voltage Range (SWO)	V <sub>AVDD</sub>	6 Bits, Step = 0.1V	13.5	-	19.8	V
LX1 Oscillation Frequency	f <sub>OSC1</sub>		600	750	900	kHz
Output Voltage Accuracy			-1	-	+1	%
LX1 Current Limit	I <sub>CLIM1</sub>		4.25	5.00	5.75	А
LX1 Current Limit Negative Offset	I <sub>CLIM1_NO</sub>	3 Bits, Step = 0.4A			2.8	А
LX1 NMOS ON-Resistance	R <sub>ON1_NMOS</sub>		-	0.1	0.2	Ω
LX1 NMOS Leakage Current	I <sub>Leak1_NMOS</sub>		-	1	20	μA
LX1 PMOS ON-Resistance	R <sub>ON1_PMOS</sub>		<b>X</b> -	0.8	-	Ω
LX1 PMOS Leakage Current	I <sub>Leak1_PMOS</sub>		-	1	20	μA
LX1 Maximum Duty Cycle	D <sub>MAX1</sub>	$\wedge$ Y	80	85	-	%
Transconductance	g <sub>m1</sub>	ΔI = 5μA	-	240	-	μS
Voltage Gain	• A <sub>V1</sub>		-	1,000	-	V/V
Line Regulation		V <sub>IN</sub> =10.8V to 13.2V, I <sub>AVDD</sub> = 500mA	-	0.08	-	%/V
Load Regulation		0< I <sub>AVDD</sub> < Full @ VIN = 12V	-1	-	+1	%/A
Soft Start Time	t4	1 Bits, Step = 10ms	10	-	20	ms
Over Voltage Protect Voltage	V <sub>OVP_AVDD</sub>	Hys.= 1.5V	20.5	21.5	22.5	V
Under Voltage Protect Voltage	V <sub>UVP_AVDD</sub>		75	80	85	%
Duration to UVP Trigger Time	t <sub>UVP_AVDD</sub>		-	50	-	ms
Short Circuit Protect Voltage	$V_{SCP\_AVDD}$		55	60	65	%
SWO NMOS ON-Resistance	R <sub>ON_SWMOS</sub>		-	0.1	0.2	Ω
High Voltage Stress (HVS ) Positive Offset	HVS <sub>AVDD</sub>	4 Bits, Step = 0.2V	0	-	3	V

- 台灣類比科技股份有限公司 -

Advanced Analog Technology, Inc. -

Version 0.02

Page 6 of 32




# **ELECTRICAL CHARACTERISTICS**

 $(T_{C} = -40 \degree C \text{ to } +85 \degree C \text{, unless otherwise specified. Typical values are tested at +25 \degree C \text{ ambient temperature, } V_{IN} = 12V, \text{ EN} = 3.3V, V_{AVDD} = 16.8V, V_{CORE} = 1.2V, V_{I/O} = 3.3V, V_{HAVDD} = 8.1V, V_{GH} = 28V, V_{GL} = -10.3V$ 

#### Non-synchronous Current Mode Buck Regulator (Buck1 for V<sub>IO</sub>)

PARAMETER	SYMBOL	TEST CONDITION	MIN	ТҮР	МАХ	UNIT
INBK1 Input Voltage Range	V <sub>IN</sub>		8	-	14	V
BUCK1 Output Voltage Range	V <sub>BUCK1</sub>	4 Bits, Step = 0.1V	2.2		3.7	V
BUCK1 Output Voltage Accuracy			-2	-	+2	%
LXBK1 Oscillation Frequency	f <sub>OSC1</sub>		600	750	900	kHz
LXBK1 HIGH SIDE NMOS On-Resistance	R <sub>ON2_HNMOS</sub>	I <sub>LXBK1</sub> = 500mA	-	0.2	-	Ω
LXBK1 HIGH SIDE NMOS Leakage Current	ILEAK2_HNMOS			1	20	μΑ
LXBK1 Current Limit	I <sub>CLIM2</sub>		-	3.5	-	А
Line Regulation	-	V <sub>IN</sub> =10.8V to 13.2V, I <sub>LXBK1</sub> = 500mA	<b>7</b> _	0.1	-	%/V
Load Regulation	-	0 < I <sub>ВUCK1</sub> < 1А	-	0.5	-	%/A
Soft Start Time	t <sub>1</sub>		-	3	-	ms
Over Voltage Protect Voltage	V <sub>OVP_BUCK1</sub>	$\wedge$ $\gamma$	115	120	125	%
Under Voltage Protect Voltage	VUVP_BUCK1		-	80	-	%
Duration to UVP Trigger Time	t <sub>UVP_BUCK1</sub>		-	50	-	ms
Short Circuit Protect Voltage	V <sub>SCP_BUCK1</sub>		35	40	45	%



Advanced Analog Technology, Inc. –

Version 0.02

Page 7 of 32



# **ELECTRICAL CHARACTERISTICS**

 $(T_{C} = -40 \degree C \text{ to } +85 \degree C \text{, unless otherwise specified. Typical values are tested at +25 \degree C \text{ ambient temperature, } V_{IN} = 12V, \text{ EN} = 3.3V, V_{AVDD} = 16.8V, V_{CORE} = 1.2V, V_{I/O} = 3.3V, V_{HAVDD} = 8.1V, V_{GH} = 28V, V_{GL} = -10.3V$ 

#### Synchronous Current Mode Buck Regulator (Buck2 for V<sub>CORE</sub>)

PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	МАХ	UNIT
INBK2 Input Voltage Range	V <sub>INBK2</sub>		2.2	-	3.7	V
BUCK2 Output Voltage Range	V <sub>BUCK2</sub>	5 Bits, Step = 0.1V	0.8		3.3	V
BUCK2 Output Voltage Accuracy			-2	-	+2	%
LXBK2 Oscillation Frequency	f <sub>OSC2</sub>		1.6	2.0	2.4	MHz
LXBK2 NMOS On-Resistance	R <sub>ON3_NMOS</sub>	I <sub>LXBK2</sub> = 500mA	$\langle - \rangle$	0.2	-	Ω
LXBK2 NMOS Leakage Current	I <sub>LEAK3_NMOS</sub>			1	20	μA
LXBK2 PMOS On-Resistance	R <sub>ON3_PMOS</sub>	I <sub>LXBK2</sub> = 500mA		0.2	-	Ω
LXBK2 PMOS Leakage Current	I <sub>LEAK3_PMOS</sub>		<b>Y</b> -	1	20	μA
LXBK2 Current Limit	I <sub>CLIM3</sub>		-	3	-	А
Line Regulation	-	$V_{INBK2}$ = 2.2V to 3.7V, $I_{LXBK2}$ = 500mA	-	0.1	-	%/V
Load Regulation	-	0 < I <sub>BUCK2</sub> < 1A	-	0.5	-	%/A
Soft Start Time	t <sub>2</sub>		-	3	-	ms
Over Voltage Protect Voltage	V <sub>OVP_BUCK2</sub>		115	120	125	%
Under Voltage Protect Voltage	V <sub>UVP_BUCK2</sub>		-	80	-	%
Duration to UVP Trigger Time	t <sub>UVP_BUCK2</sub>		-	50	-	ms
Short Circuit Protect Voltage	V <sub>SCP_ВUCк2</sub>		35	40	45	%

- 台灣類比科技股份有限公司 -

Advanced Analog Technology, Inc. –

Version 0.02

Page 8 of 32



# **ELECTRICAL CHARACTERISTICS**

 $(T_{C} = -40 \degree C \text{ to } +85 \degree C \text{, unless otherwise specified. Typical values are tested at +25 \degree C \text{ ambient temperature, } V_{IN} = 12V, \text{ EN} = 3.3V, V_{AVDD} = 16.8V, V_{CORE} = 1.2V, V_{I/O} = 3.3V, V_{HAVDD} = 8.1V, V_{GH} = 28V, V_{GL} = -10.3V$ 

#### Synchronous Current Mode Buck Regulator (Buck3 for V<sub>HAVDD</sub>)

PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNIT
INBK3 Input Voltage Range	V <sub>IN</sub>		8	-	14	V
BUCK3 Output Voltage Range	V <sub>BUCK3</sub>	6 Bits, Step = 0.1V	4.8		11.1	V
BUCK3 Output Voltage Accuracy			-1.5	-	+1.5	%
LXBK3 Oscillation Frequency	f <sub>OSC1</sub>		600	750	900	kHz
LXBK3 HIGH SIDE NMOS On-Resistance	R <sub>ON4_HNMOS</sub>	I <sub>LXBK3</sub> = 500mA		0.2	-	Ω
LXBK3 HIGH SIDE NMOS Leakage Current	I <sub>LEAK4_HNMOS</sub>			1	20	μA
LXBK3 LOW SIDE NMOS On-Resistance	R <sub>ON4_LHMOS</sub>	I <sub>LXBK3</sub> = 500mA		0.2	-	Ω
LXBK3 LOW SIDE NMOS Leakage Current	I <sub>LEAK4_LNMOS</sub>		-	1	20	μA
LXBK3 Current Limit	I <sub>CLIM4</sub>		-	2	-	А
LXBK3 Maximum Duty Cycle	D <sub>MAX3</sub>		80	85	-	%
Line Regulation	-	V <sub>IN</sub> = 10.8V to 13.2V, I <sub>LXBK1</sub> = 500mA	-	0.1	-	%/V
Load Regulation		0 < I <sub>вискз</sub> < 1А	-	0.5	-	%/A
Soft Start Time	t <sub>5</sub>	1 Bits, Step = 10ms	10	-	20	ms
Over Voltage Protect Voltage	V <sub>OVP_BUCK3</sub>		115	120	125	%
Under Voltage Protect Voltage	V <sub>UVP_BUCK3</sub>		-	80	-	%
Duration to UVP Trigger Time	t <sub>UVP_вискз</sub>		-	50	-	ms
Short Circuit Protect Voltage	V <sub>SCP_BUCK3</sub>		35	40	45	%

- 台灣類比科技股份有限公司 -

Advanced Analog Technology, Inc. -

Version 0.02

Page 9 of 32



# **ELECTRICAL CHARACTERISTICS**

 $(T_{C} = -40 \degree C \text{ to } +85 \degree C \text{, unless otherwise specified. Typical values are tested at +25 \degree C \text{ ambient temperature, } V_{IN} = 12V, \text{ EN} = 3.3V, V_{AVDD} = 16.8V, V_{CORE} = 1.2V, V_{I/O} = 3.3V, V_{HAVDD} = 8.1V, V_{GH} = 28V, V_{GL} = -10.3V)$ 

#### Positive Charge Pump Regulator (for VGH) with Temperature Compensation

PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	МАХ	UNIT
VGH Output Voltage Range	$V_{\text{GH}}$	4 Bits, Step = 1V	20	-	35	V
VGH Output Voltage Accuracy			-2.5		+2.5	%
Output Positive Offset Voltage	$V_{GH_OS}$	4 Bits, Step = 1V,	-	-	15	V
VGHT Output Voltage Range	$V_{\text{GHT}}$	$V_{GHT} = V_{GH} + V_{GH_OS}$	20	-	40	V
DRVP Source Current	I <sub>DRVP</sub>	$V_{GH}$ = 25V, $V_{DRVP}$ = 18.5V	5	-	-	mA
DRVP Off-Leakage Current	$I_{LEAK5}$	V <sub>GH</sub> = 40V, V <sub>DRVP</sub> = 40V		0.1	10.0	μA
Soft Start Time (VGH)	t <sub>6</sub>			3.0	-	ms
Over Voltage Protect Voltage	$V_{OVP\_VGH}$		110	115	120	%
Under Voltage Protect Voltage	$V_{UVP_VGH}$		-	80	-	%
Duration to UVP Trigger Time	t <sub>UVP_VGH</sub>		-	50	-	ms
Short Circuit Protect Voltage	$V_{SCP_VGH}$		35	40	45	%

#### High Voltage Switch with Gate Pulse Modulation (GPM)

PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNIT
GVOFF Input Current	I <sub>Leak7</sub>		-40	-	+40	nA
GVOFF to VGHM Propagation Delay (High to Low)	t <sub>PD_HL</sub>	GVOFF H>L Transition RE = 100Ω to Ground, VGHM:10pF	-	0.25	-	μs
GVOFF to VGHM Propagation Delay (Low to High)	t <sub>PD_LH</sub>	GVOFF L>H Transition RE = $100\Omega$ to Ground, VGHM:10pF	-	0.25	-	μs
VGHM to VGHP Switch On-Resistance	R <sub>ON_P5</sub>	I <sub>VGHM</sub> = 20mA	-	3	5	Ω
VGHM to RE Switch On-Resistance	R <sub>ON_P6</sub>	I <sub>RE</sub> = 20mA	-	3	5	Ω
Stop Discharge Voltage (SDV) Negative Offset to VGH	$V_{SDV_OS}$	2 Bits, Step=5V SDV=V <sub>GH</sub> -V <sub>SDV_OS</sub>	-	-	15	V
Y						

- 台灣類比科技股份有限公司 -

Advanced Analog Technology, Inc. –

Version 0.02

Page 10 of 32



# **ELECTRICAL CHARACTERISTICS**

 $(T_{C} = -40 \degree C \text{ to } +85 \degree C \text{, unless otherwise specified. Typical values are tested at +25 \degree C \text{ ambient temperature, } V_{IN} = 12V, \text{ EN} = 3.3V, V_{AVDD} = 16.8V, V_{CORE} = 1.2V, V_{I/O} = 3.3V, V_{HAVDD} = 8.1V, V_{GH} = 28V, V_{GL} = -10.3V)$ 

#### **Negative Charge Pump Regulator (for VGL)**

PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	МАХ	UNIT
Output Voltage Range	$V_{\text{VGL}}$	4 Bits, Step=-0.6V	-14.5	-	-5.5	V
VGL Output Voltage Accuracy			-2.5		+2.5	%
DRVN Source Current	I <sub>DRVN</sub>		5	-	-	mA
DRVN Off-Leakage Current	I <sub>LEAK6</sub>	$V_{GL} = -11.3V, V_{DRVN} = 0V$	•	0.1	10.0	μA
Soft Start (VGL)	t <sub>3</sub>		-	3.0	-	ms
Over Voltage Protect Voltage	$V_{OVP\_VGL}$		110	115	120	%
Under Voltage Protect Voltage	$V_{UVP\_VGL}$		75	80	85	%
Duration to UVP Trigger Time	t <sub>UVP_VGL</sub>		-	50	-	ms
Short Circuit Protect Voltage	$V_{SCP_VGL}$		35	40	45	%

- 台灣類比科技股份有限公司 -

Advanced Analog Technology, Inc. – Version 0.02 Page 11 of 32



## **ELECTRICAL CHARACTERISTICS**

 $(T_{C} = -40 \degree C \text{ to } +85 \degree C \text{ , unless otherwise specified. Typical values are tested at +25 \degree C \text{ ambient temperature, } V_{IN} = 12V, \text{ EN} = 3.3V, V_{AVDD} = 16.8V, V_{CORE} = 1.2V, V_{I/O} = 3.3V, V_{HAVDD} = 8.1V, V_{GH} = 28V, V_{GL} = -10.3V)$ 

#### I<sup>2</sup>C Interface

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT
SCL, SDA Input High Voltage	$V_{\text{IH2}}$		1.5	-	-	V
SCL, SDA Input Low Voltage	$V_{IL2}$		-		0.6	V
SCL, SDA Input Capacitance	C <sub>SI</sub>		-	5р	-	F
SDA Output Low Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 3mA	-	-	0.4	V
SCL Clock Frequency	f <sub>osci2c</sub>		$\langle - \rangle$	- /	400k	Hz
SCL Clock High Period	t <sub>IH3</sub>		0.6	<u> </u>	-	μs
SCL Clock Low Period	t <sub>IL3</sub>		1.3	-	-	μs
SCL, SDA Receiving Rise Time	t <sub>R1</sub>		<b>Y</b> -	20+0.1 *С <sub>в</sub>	300	ns
SCL, SDA Receiving Fall Time	t <sub>F1</sub>	Y	-	20+0.1 *С <sub>в</sub>	300	ns
I <sup>2</sup> C Data Setup Time	t <sub>S1</sub>		100	-	-	ns
I <sup>2</sup> C Data Hold Time	t <sub>H1</sub>		0	-	900	ns
I <sup>2</sup> C Setup Time for START Condition	• t <sub>S2</sub>		0.6	-	-	μs
I <sup>2</sup> C Hold Time for START Condition	t <sub>H2</sub>		0.6	-	-	μs
I <sup>2</sup> C Bus Free Time Between STOP and START Conditions	t <sub>BUS</sub>		4.7	-	-	μs
I <sup>2</sup> C Pulse Width of Suppressed Spike	t <sub>PS</sub>		0	-	50	ns
I <sup>2</sup> C Bus Capacitance	C <sub>B</sub>		-	-	400	pF
SDA, SCL Pull Up resistor	R <sub>PU</sub>		4.7	10.0	-	kΩ

# NVM

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Byte Write Time	t <sub>BYTE</sub>		-	-	50	ms
Byte Read Access Time	B <sub>RT</sub>		-	200	-	ns
NVM Programmable Times	N <sub>NVM</sub>		-	1,000	-	Cycle

- 台灣類比科技股份有限公司 -

Advanced Analog Technology, Inc. –

Version 0.02

Page 12 of 32



# **PIN DESCRIPTION**

Pin No. Name I/O			Description			
QFN-40	Name	1/0	Description			
1	INBK1	I	Buck1 PWM Power Supply Input			
2	INBK1	I	Buck1 PWM Power Supply Input			
3	NC	-	No Connected			
4	SDA	I	I2C Serial Data Input/Output			
5	SCL	I	I2C Serial Clock Input			
6	A0	I	I2C Device Address Bit 0			
7	HVS	I	Boost High Voltage Stress Pin			
8	INVL	I	Power Supply Input			
9	AGND	-	Analog Ground			
10	COMP	0	Boost PWM Error Amplifier Output			
11	VL	0	Internal Logic Voltage Output			
12	NTC	I	Temperature Compensation Pin			
13	PGND1	-	Boost PWM Power MOS Ground			
14	PGND1	-	Boost PWM Power MOS Ground			
15	LX1	0	Boost PWM Power MOS Switching Pin			
16	LX1	0	Boost PWM Power MOS Switching Pin			
17	SWI	0	Boost PWM Output			
18	SWO	0	Boost PWM Output			
19	NC		No Connected			
20	VGL	0	Charge Pump VGL Output			
21	DRVN	0	VGL Charge Pump Driver Output			
22	DRVP	0	VGH Charge Pump Driver Output			
23	VGHP	0	Charge Pump VGH Output			
24	VGHM	I	Switching Gate High Voltage for TFT			
25	RE	0	Gate High Voltage Fall Time Setting Pin			
26	INBK3	I	Buck3 PWM Power Supply Input			
27	BSTBK3	I	Gate Driver Voltage for Buck3 PWM Power MOS			

- 台灣類比科技股份有限公司 -

Advanced Analog Technology, Inc. –

Version 0.02

Page 13 of 32



# **PIN DESCRIPTION**

Pin No.	Name	I/O	Description
QFN-40	Name	1/0	Description
28	LXBK3	0	Buck3 PWM Power MOS Switching Pin
29	PGND3	-	Buck3 PWM Power MOS Ground
30	OUTBK3	0	Buck3 PWM Output
31	EN	I	Boost, Buck3 and VGH Enable Pin
32	PGND2	0	Buck2 PWM Power MOS Ground
33	LXBK2	0	Buck2 PWM Power MOS Switching Pin
34	OUTBK2	0	Buck2 PWM Output
35	GVOFF	I	High Voltage Switch Control Pin
36	INBK2	I	Buck2 PWM Power Supply Input
37	OUTBK1	0	Buck1 PWM Output
38	LXBK1	0	Buck1 PWM Power MOS Switching Pin
39	LXBK1	0	Buck1 PWM Power MOS Switching Pin
40	BSTBK1	0	Gate Driver Voltage for Buck1 PWM Power MOS


- 台灣類比科技股份有限公司 -

Advanced Analog Technology, Inc. – Version 0.02

Page 14 of 32



# **FUNCTIONAL BLOCK DIAGRAM**



- 台灣類比科技股份有限公司 -

Advanced Analog Technology, Inc. –

Version 0.02

Page 15 of 32



## **THEORY OF OPERATION**


The AAT1218 offers a complete solution for powering TFT LCD panels. The device integrates three current mode buck regulators, one non-synchronous buck regulator for the IO Voltage supply, a second synchronous buck regulator for the CORE Voltage supply, and a third synchronous buck regulator for the half of AVDD voltage supply. This device also includes a boost regulator for the source driver, a positive charge pump regulator with temperature compensation to generate a gate-on voltage, a negative charge pump regulator for the gate-off voltage, and a high voltage switch with gate pulse modulation for flicker compensation. The AAT1218 features various system protection schemes such as soft start, power up sequencing, fault protection, and thermal shutdown. The I<sup>2</sup>C interface programs various device settings such as output voltages, soft start time, etc.

### **Boost Regulator**

The boost regulator uses a peak current mode control scheme that provides fast output response during transients, and also simple compensation. With an integrated low R<sub>DSON</sub> (typical 0.2Ω) NMOS, and fixed switching frequency of 750kHz, this boost regulator is a compact and economical solution but also provides design in flexibility. The boost output voltage, current limit of power NMOS, soft start time, and high voltage stress (HVS) are programmed via I<sup>2</sup>C interface. The output voltage can be set from 13.5V to 19.8V with a step resolution of 0.1V. The current limit of power NMOS ranges from 2.2A to 5A with 0.4A steps, soft start time can be set for either 10ms or 20ms, and the high voltage stress (HVS) can be set from 0V to 3V with 0.2V steps. The boost regulator operates from a minimum input voltage of 8V, and delivers an output voltage by modulating duty cycle D of the internal power NMOS in each switching cycle. The duty cycle is calculated by

$$D = \frac{V_O - V_I}{V_O}$$
 or  $\frac{V_O}{V_I} = \frac{1}{1 - D}$ 

where  $V_{\text{O}}$  is the output of the boost regulator.



#### Figure 1. AAT1218 Boost Regulator Functional Block Diagram Figure

At the heart of the current mode topology are two feedback loops. See the AAT1218 Boost Regulator Functional Block Diagram Figure 1. One feedback loop generates a ramp voltage as the inductor current flows through the on resistance of the internal power switch. The second loop monitors the boost output via an internal feedback. This feedback voltage is compared an internal reference voltage to using а transconductance error amp. Note that the internal reference voltage is adjusted via I<sup>2</sup>C control to set the output voltage. Regulation is achieved by modulating the internal power switch ON time. The modulating duty cycle is determined by comparing the error amplifier output to the voltage ramp at the non-inverting input of the PWM comparator. Note that this voltage ramp is the sum of the signals generated by the inductor current sense circuitry and the slope compensation circuitry. Slope compensation is added to prevent sub-harmonic oscillations for duty cycles

- 台灣類比科技股份有限公司 –
Advanced Analog Technology, Inc. –
Version 0.02
Page 16 of 32



above 50%. During each rising edge of the internal clock pulse, the power switch is turned on. The switch is turned off when the voltage ramp generated at the non-inverting input of the PWM comparator exceeds the output voltage of the error amplifier or the voltage at the inverting input of the PWM comparator.

#### Boost Current Limit (ILIM1\_LX1)

The boost regulator current limit can be programmed via I<sup>2</sup>C interface, and the default current limit is 5A. The I<sup>2</sup>C interface can reduce the current limit down from 5A to 2.2A using 3 bits with a step resolution of 0.4A. For example, setting 001 will adjust the current limit from 5A down to 4.6A.

#### **Isolation Switch MOS Function**

When EN input is high, the boost internal switch MOS between SWI and SWO will gradually turn ON within 10ms typical, allowing SWO output to become VIN. After SWO output voltage is at VIN, soft start will begin to allow for SWO to rise from VIN to its nominal value  $(V_{AVDD})$ . The soft start time can be programmed via  $I^2C$ control for either 10ms or 20ms.

### High Voltage Stress Function (HVS)

HVS function increases the Boost output voltage level  $(V_{AVDD})$ . When HVS is turned ON,  $V_{AVDD}$  voltage can be increased from its nominal value via l<sup>2</sup>C control. The I<sup>2</sup>C control uses 4 bits with a 0.2V resolution. For example, setting the 4 bits to 1111 will results in V<sub>AVDD</sub> nominal output voltage to increase by 3V. To turn on HVS function, set the HVS pin to a logic high level.


### **Over Voltage Protection (OVP) for AVDD**

When the boost output exceeds its Over Voltage Protection threshold (typ. 21.5V), the AAT1218 disables the gate driver of this boost regulator and prevents the internal NMOS from switching. Once output voltage falls below the OVP threshold, with a hysteresis of approximately 1.5V, the boost will resume switching.

## **AAT1218**

### Buck Regulator (Buck1 for $V_{10}$ )

This device integrates a non-synchronous high voltage 8V~14V input buck regulator that includes a high side low R<sub>DSON</sub> (typical 0.15Ω) NMOS switch, built-in soft start of 3ms typical, 3.5A typical current limit, and internal loop compensation. An external bootstrap capacitor of 0.1µF connected from the switch node (LXBK1) to BSTBK1 is used to provide the high side gate driver supply. Note that an external Schottky diode rectifier is always required as the internal low side NMOS switch is used for charging the 0.1µF bootstrap capacitor during startup and maintains fixed frequency operation at light load.



# **Block Diagram**

The buck regulator uses the peak current mode PWM control scheme for fast transient response and cycle-by-cycle current limiting. The PWM maintains a constant frequency and varies the duty ratio according to the output voltage and load current. This modulation scheme provides high efficiency at medium to heavy load conditions, and reduces the output ripple at light load conditions. The buck output voltage can be set from 2.2V to 3.7V with a step resolution of 0.1V and operates at fixed 750kHz. The duty cycle D is calculated by

Advanced Analog Technology, Inc. -

Version 0.02

Page 17 of 32

<sup>-</sup> 台灣類比科技股份有限公司 -




$$D = \frac{V_O}{V_I} \quad \left(V_O = V_{BUCK1} = V_{IO}\right)$$

where  $V_{O}$  ( $V_{IO}$ ) is the output voltage of the buck regulator.

In this operating mode, the high side NMOS turns on each cycle for a minimum on-time, and turns off when an internal sawtooth signal exceeds the error amplifier output which monitors the buck output via an internal feedback and compares the feedback voltage to an internal reference which is setting via I<sup>2</sup>C control. The sawtooth signal is composed of the sensed inductor current and an artificial slope compensation ramp to prevent oscillation at duty ratios higher than 50%. After the high side NMOS is turned off, the low-side NMOS is turned on until the next cycle begins.


## Buck Regulator (Buck2 for V<sub>CORE</sub>)



As shown in Figure. 3, this device integrates a 2nd low voltage 2.2V~3.7V input buck regulator that includes a high-side PMOS and a low-side NMOS which eliminate the need for an external Schottky diode. Moreover, the Buck2 is compensated internally so that no external compensation network is required. Buck2 provides an output voltage of 0.8V to 3.3V, set via I2C control using a 0.1V step resolution. Current limit for Buck2 is typically 3A, and soft start is approximately 3ms. The switching frequency of Buck2 is set at 2MHz.

### Buck Regulator (Buck3 for V<sub>HAVDD</sub>)

This device integrates a 3<sup>rd</sup> high voltage 8V~14V input buck regulator that includes a high-side NMOS and a low-side NMOS which eliminate the need for an external Schottky diode. See the AAT1218 Buck3 Regulator Functional Block Diagram Figure 4. Moreover, the Buck3 is compensated internally so that no external compensation network is required. Buck3 provides an output voltage of 4.8V to 11.1V, set via I2C control using a 0.1V step resolution. Current limit for Buc3 is typically 2A, and soft start is approximately 10 or 20ms. The switching frequency of Buck3 is set at 750kHz.



The buck3 regulator also uses the peak current mode PWM control scheme for fast transient response and cycle-by-cycle current limiting.

### Positive Charge Pump Linear Regulator Controller for VGH

The AAT1218 integrates a Charge pump linear regulator controller. This controller drives an external PNP pass transistor to form a linear regulator that receives an input voltage provided by the charge pump, and generates a linear positive supply for the TFT LCD panel gate-on voltage. For the linear regulator to

Page 18 of 32

 <sup>-</sup> 台灣類比科技股份有限公司 –
Advanced Analog Technology, Inc. –


Version 0.02



Advanced Analog Technology, Inc.

July 2013

deliver the required output voltage and current, the PNP pass transistor should have proper base-to-emitter resistance to guaranteed a base-drive current. The maximum output voltage capability is determined by the number of charge pump stage, but the actual regulated output voltage is set via  $I^2C$  interface. Using a 4 bit resolution, the VGH voltage can be set from 20V to 35V. Typical application uses two stages, as shown in Figure 5.



#### Figure 5. Positive Linear Regulator Controller Functional Block Diagram

When the LX1 is Low (GND), the flying capacitor  $C_{P1}$  and  $C_{P2}$  will charge as the higher diodes will turn on and create a path via  $V_{AVDD}$  to ground for  $C_{P1}$  and  $V_{CP3}$  to ground for  $C_{P2}$ ,

 $V_{\text{CP1}} = V_{\text{AVDD}} - V_{\text{D}}$ 

 $V_{CP2} = V_{CP3} - V_D$ 

 $V_{\mbox{\scriptsize D}}$  : the voltage drop across the diode

When the LX1 is High, pulling the charge pump operation to a high potential  $V_{AVDD}$ , and level shifting the flying capacitors. If the output capacitors are at a lower potential, by more than a diode drop than the level shifted flying capacitors, charge will flow from the flying capacitors to the output capacitors to replenish the output charge. Thus,

**AAT1218** 


$$\begin{split} V_{CP3} &= V_{AVDD} + V_{CP1} - V_D - V_{CE} = 2V_{AVDD} - 2_{VD} - V_{CE} \\ V_{CP5} &= V_{GH} = V_{AVDD} + V_{CP2} - V_D = V_{AVDD} + V_{CP3} - 2V_D \\ Where & V_{CP2} = V_{CP3} - V_D \\ V_{GH} &= 3V_{AVDD} - 4V_D - V_{CE} \\ V_{CF} &: the voltage drop across the PNP transistor \end{split}$$

The voltage magnitude of  $V_{CE}$  is controlled by the drive strength of DRVP, which is a n-channel open-drain output. When the PNP pass transistor is fully turned ON, the maximum capable output of this two stages charge pump is approximately

$$\label{eq:V_GH} \begin{split} V_{GH} &= 3V_{AVDD} - 1.4V\\ Where ~V_{D} &\cong 0.3V, ~V_{CE} \cong 0.2V \end{split}$$

### Temperature Compensation for VGH

The VGH charge pump regulator also includes temperature compensated. As shown in the functional block diagram Figure 5, the output voltage  $V_{GH}$  is compensated via the external thermistor (R<sub>NTC</sub>). The voltage (V<sub>NTC</sub>) at NTC Pin will adjust the reference voltage at the non-inverting input of the error amplifier. This reference voltage will also adjust the feedback regulation voltage (V<sub>FBP</sub>), and therefore tune the output voltage (V<sub>GH</sub>). The output voltage (V<sub>GH</sub>) is compensated accordingly. For conditions where the temperature is  $T_B \leq T_C \leq T_A$ , as show in the temperature compensation for VGH Figure 6, the reference or feedback voltage (V<sub>FBP</sub>) is dependent on the voltage  $(V_{NTC})$  at the NTC Pin via the following equation:



- 台灣類比科技股份有限公司 -

Advanced Analog Technology, Inc. –

Version 0.02

Page 19 of 32




$$V_{\text{NTC}} = V_{\text{L}} \times \left( \frac{R_{\text{N2}} \parallel R_{\text{NTC}}}{R_{\text{N1}} + \left( R_{\text{N2}} \parallel R_{\text{NTC}} \right)} \right)$$

If the ambient temperature  $T_{\rm C}$  is below  $T_{\rm B},$  the reference generated will be 2V. Likewise, if  $T_{\rm C}$  is above  $T_{\rm A},$  the reference generated will be 1V. The conditions and equations that determine the  $V_{\rm GH}$  voltage are summarized in Table 1.

		Table 1.	
) ℃ V	$T_{C} < T_{B}$	$T_B{\leq}T_C{\leq}T_A$	$T_C \! > \! T_A$
V <sub>NTC</sub>	2V	V <sub>NTC</sub>	1V
VGH	VGHT, I <sup>2</sup> C Setting	Dependent on external R <sub>NTC</sub> network	VGH, I <sup>2</sup> C Setting

### Negative Charge Pump Linear Regulator Controller for VGL

The AAT1218 integrates a Charge pump linear regulator controller which drives an external NPN pass transistor to form a linear regulator that receives an input voltage provided by the charge pump, and generates a linear negative supply for the TFT LCD panel gate-off voltage. For the linear regulator to deliver the required output voltage and current, an internal base-to-emitter resistance (100k $\Omega$ ) for external NPN pass transistor have built in to guaranteed a base-drive current. The maximum output voltage capability is determined by the number of charge pump stage, but the actual regulated output voltage is set via I<sup>2</sup>C interface. Using a 4 bit resolution, the VGL voltage can be set from -14.5V to -5.5V. Typical application uses a single stage, as shown in Figure 7.



#### Figure 7. Negative Linear Regulator Controller Functional Block Diagram

When the LXBK1 is High (V<sub>IN</sub>), the flying capacitor C<sub>N</sub> will charge as the higher diode will turn on and create a path through NPN pass transistor to ground, and  $V_{CN} = V_{IN} - V_{CE} - V_{D}$ . When the LXBK1 is Low (GND), the flying capacitor C<sub>N</sub> is level shifted in the negative direction, and the node connecting between C<sub>N</sub> and Q<sub>N</sub> becomes ( $-V_{CN}$ ). Thus, charge will flow from the output C<sub>N2</sub> to C<sub>N</sub>, and the output can be expressed as ( $-V_{CN}$ ) =  $V_{GL} - V_{D}$ 

$$V_{GL} = (-V_{CN}) + V_{D} = (-V_{IN}) + 2V_{D} + V_{CE}$$

The voltage magnitude of  $V_{CE}$  is controlled by the drive strength of DRVN, which is a p-channel open-drain output. When the NPN pass transistor is fully turned ON, the maximum capable output of this single stage charge pump is approximately

$$\label{eq:VGL} \begin{split} V_{GL} &= (-V_{\text{IN}}) + 0.8V\\ Where \ V_{\text{D}} &\cong 0.3V, \ V_{\text{CE}} \cong 0.2V \end{split}$$

#### **PASS Transistor**

For the linear regulator to deliver the required output voltage and current, the NPN or PNP transistor must be properly selected. The transistor's current gain ( $h_{FE}$ ) limits the guaranteed maximum output current  $I_C$  to:

$$\mathbf{I}_{C} = \mathbf{h}_{FE} \times \left(\mathbf{I}_{B} - \frac{\mathbf{V}_{BE}}{\mathbf{R}_{BE}}\right)$$

Where  $I_{\text{B}}$  is the base current,  $V_{\text{BE}}$  is the bass-to-emitter

- 台灣類比科技股份有限公司 -

Version 0.02

Page 20 of 32

Advanced Analog Technology, Inc. –



Advanced Analog Technology, Inc.

July 2013

### AAT1218

forward voltage drop, and  $R_{BE}$  is the pull-up resistor connected between the transistor's base and emitter. Note that too high of a transistor current gain can destabilize the linear regulator output due to a high loop gain.

Other factors such as the transistor saturation voltage at maximum output load current and maximum power dissipation rating of the transistor must be considered when selecting the proper NPN or PNP pass transistor.

#### **Charge Pump Flying Capacitors**

Use a  $0.1\mu$ F ~  $0.47\mu$ F for the flying capacitor (C<sub>P</sub> & C<sub>N</sub>) and make sure that the voltage rating of the capacitor is adequate per the number of stages. The voltage rating of the capacitor must satisfy

 $V_{CP} > n \times V_{AVDD}$ 

 $V_{CN} > n \times V_{IN}$ 

Where  $V_{AVDD}/V_{IN}$  is the input supply to the charge pumps, and n is the number of stages per charge pump. Note that the negative charge pump uses 1 stage, i.e. n = 1.

#### **Output Capacitors**

The output capacitor of the linear regulator affects the stability of the regulator. To ensure stability, choose an output capacitor in the range of  $1\mu$ F ~  $4.7\mu$ F, with low ESR.

### High Voltage Switch for Gate Pulse Modulation (GPM)

An internal high voltage switch controller is included for gate pulse modulation which provides gate shaping to improve image quality in TFT LCD applications. The circuitry consist of two high voltage PMOS, one between VGHP and VGHM, and another between VGHM and RE. See Figure 8 for the Gate Pulse Modulation Functional Block Diagram. When the switch controller is enabled, logic level on the GVOFF input will determine which PMOS switch is ON or OFF. If GVOFF is logic High, P5 turns on and P6 turns off, VGHM connects to VGHP. If GVOFF is logic Low, P5 turns off and P6 turns on, VGHM connects to RE, and the V<sub>GHM</sub> output is discharged via the resistor connected at RE to ground. V<sub>GHM</sub> will discharge to a specified Stop Discharge Voltage (SDV) set via  $I^2C$ interface. Once the V<sub>GHM</sub> reaches SDV, P6 will be turned off. Note that the resistor (R<sub>RE</sub>) value can be adjusted to different discharge time or high to low transient slope rate.




Figure 8. Gate Pulse Modulation Functional Block Diagram


The GPM must be enabled for the GVOFF input to control the PMOS switches. When the device supply voltage has exceeded the UVLO threshold, the VGHM will be pulled to ground via an internal resistor and NMOS (N6). Once the soft start has completed for  $V_{GH}$  or device is power on ready, and no fault condition is present, the NMOS switch (N6) will be turned off, the GPM will be enabled, and GVOFF will control the PMOS switches as described above.

During operation, if the input supply falls below the UVLO threshold, the GPM will be immediately disabled. Instantly, the high side PMOS P5 will turn on, the low side PMOS P6 will turn off simultaneously, and GVOFF input will have no control over the PMOS switches.

- 台灣類比科技股份有限公司 –
Advanced Analog Technology, Inc. –
Version 0.02
Page 21 of 32



Advanced Analog Technology, Inc.





The AAT1218 Power up Sequence is as shown in Figure 9. When  $V_{IN}$  exceeds the UVLO threshold, and the internal reference ( $V_{REF}$ ) is ready, the buck1 and buck2 regulators first powers up. Once the buck regulators has completed its soft start and is in regulation, the negative charge pump ( $V_{GL}$ ) begins to power up. When the EN input is logic high, the boost regulator ( $V_{AVDD}$ ) and buck3 will start its soft start and power up. The positive charge pump ( $V_{GH}$ ) will only begin to turn on when the boost and buck3 have completed its soft start. The GPM is enabled via the GVOFF input. Note a delay time exists when GVOFF signal is applied to when VGHM starts.

For power down, when VIN falls below the UVLO threshold, all channels are disabled and the discharge rate will depend on the output loading and output capacitors. The gate pulse modulator VGHM output will be at the VGH level.

### Fault Protection Over Voltage Protection (OVP)

When VGH, or VGL output voltage exceeds its Over Voltage Protection threshold (typ. 115% of output voltage), then VGH or VGL turns off the PNP or NPN ipolar .Once the output voltage VGH or VGL falls below the OVP threshold, then turns on the bipolar again.

If either the buck1/buck2 output voltage exceeds its Over Voltage Protection threshold (typ. 120% of output voltage), the device will shutdown all 6 channels. Moreover, if buck3 output voltage exceeds its Over Voltage Protection threshold (typ. 120% of output voltage), the device will shutdown all 4 channels (boost, buck3, VGH, or VGL).

### **Under Voltage Protection (UVP)**

When either of the boost, buck3, VGH, or VGL output voltage drops below  $0.8^*V_{out}$  for more than 50ms due to overload conditions, the device will shutdown all four regulators. The buck1 and buck2 outputs will still be powered. This latched condition is reset by toggling VIN power.

If either the buck1 or buck2 output voltage drops below 0.8\*Vout for more than 50ms due to overload conditions, the device will shutdown all 6 channels.

### **Short Circuit Protection (SCP)**

When either of the boost, buck3, VGH, or VGL output voltage drops below  $0.4*V_{out}$  (boost  $0.6*V_{out}$ )due to short circuit conditions, the device will shutdown all four channels immediately. The buck1 and buck 2 outputs will still be powered. This latched condition is reset by toggling VIN power.

If either the buck 1 or buck 2 output voltage drops below 0.4\*Vout due to short circuit conditions, the device will turn off all 6 channels.

## Thermal Shutdown

The AAT1218 device enters into fault protection shutdown when the iunction temperature reaches

- 台灣類比科技股份有限公司 -

Advanced Analog Technology, Inc. –

Version 0.02

Page 22 of 32




July 2013

**AAT1218** 

approximately 150°C. To restart the device, the threshold of 15°C. junction temperature must fall below the hysteresis

### I<sup>2</sup>C Serial Interface

The AAT1218 features an I<sup>2</sup>C-compatible 2-wire serial interface consisting of SDL and SDA I/O pins. Typically the SDL and SDA are open-drain outputs that require a pull up resistor to realize high-logic levels. Pull up resistor values should be chosen to ensure that the rise and fall times are within specification. A typical value for the pull up resistors is  $4.7k\Omega$ . Each slave on the I<sup>2</sup>C bus responds to a slave address byte sent immediately following a Start Condition. Below diagram shows the timing definition for I<sup>2</sup>C interface protocol:



The slave address byte contains the slave address in the most significant 7 bits and the R/W bit in the least significant bit. Bit 1 can be selected depending on the address pin configuration of A0. The slave address byte of the AAT1218 is shown as following:



- 台灣類比科技股份有限公司 -

Advanced Analog Technology, Inc. – Version 0.02

Page 23 of 32



Table 2 AAT1218 slave address byte						
Symbol	Address	Factory Value	Bit Count	Min	Max	Resolution
CHNDIS	00h	00h	6	-	-	-
V <sub>AVDD</sub>	01h	29h (17.6V)	6	13.5V	19.8V	0.1V
H\/S	026	08b (1 6)/)	1	0\/	2\/	0.2V
TTV SAVDD	0211	0011 (1.07)	4	00	30	0.20
1	036	046 (1.64)	3	0.0	2.84	0.4A
ICLIM1	0311	0411 (1.0A)	5	04	2.0A	0.4A
t <sub>4</sub>	04h	00h (10ms)	1	10ms	20ms	10ms
V <sub>BUCK1</sub>	05h	0Bh (3.3V)	4	2.2V	3.7V	0.1V
V <sub>BUCK2</sub>	06h	04h (1.2V)	5	0.8V	3.3V	0.1V
V <sub>BUCK3</sub>	07h	28h (8.8V)	6	4.8V	11.1V	0.1V
$V_{GH}$	08h	0Ah (30V)	4	20V	35V	1V
M	006				451/	417
V <sub>GH_OS</sub>	09n	U6N (6V)	4	00	150	1V
M	0.4 h			0)/	451/	<b>E</b> ) (
V <sub>SDV_OS</sub>	UAN	010 (SV)		00	150	5V
$V_{\text{VGL}}$	0Bh	04h (-7.9V)	4	(-)5.5V	(-)14.5V	(-)0.6V
МОТ	ГГЬ	OFh	4			
IVIR I	FEN	UFN	4	-	-	-
CONREG	FFh	00h	8	-	-	-
	Symbol CHN <sub>DIS</sub> V <sub>AVDD</sub> HVS <sub>AVDD</sub> I <sub>CLIM1</sub> t <sub>4</sub> V <sub>BUCK1</sub> V <sub>BUCK2</sub> V <sub>BUCK3</sub> V <sub>GH</sub> V <sub>GH</sub> OS V <sub>GH</sub> OS V <sub>SDV_OS</sub> V <sub>VGL</sub>	Symbol     Address       CHNDIS     00h       VAVDD     01h       HVSAVDD     02h       ICLIM1     03h       t4     04h       VBUCK1     05h       VBUCK2     06h       VBUCK3     07h       VGH     08h       VGH_OS     09h       VSDV_OS     0Ah       VVGL     0Bh       MRT     FEh	Symbol     Address     Factory Value       CHN <sub>DIS</sub> 00h     00h       V <sub>AVDD</sub> 01h     29h (17.6V)       HVS <sub>AVDD</sub> 02h     08h (1.6V)       I <sub>CLIM1</sub> 03h     04h (1.6A)       t <sub>4</sub> 04h     00h (10ms)       V <sub>BUCK1</sub> 05h     0Bh (3.3V)       V <sub>BUCK2</sub> 06h     04h (1.2V)       V <sub>BUCK3</sub> 07h     28h (8.8V)       V <sub>GH</sub> 08h     0Ah (30V)       V <sub>GH_OS</sub> 09h     06h (6V)       V <sub>SDV_OS</sub> 0Ah     01h (5V)       MRT     FEh     0Fh	Symbol     Address     Factory Value     Bit Count       CHN <sub>DIS</sub> 00h     00h     6 $V_{AVDD}$ 01h     29h (17.6V)     6       HVS <sub>AVDD</sub> 02h     08h (1.6V)     4       I <sub>CLIM1</sub> 03h     04h (1.6A)     3       t <sub>4</sub> 04h     00h (10ms)     1       V <sub>BUCK1</sub> 05h     0Bh (3.3V)     4       V <sub>BUCK2</sub> 06h     04h (1.2V)     5       V <sub>BUCK3</sub> 07h     28h (8.8V)     6       V <sub>GH</sub> 08h     0Ah (30V)     4       V <sub>GH_OS</sub> 09h     06h (6V)     4       V <sub>SDV_OS</sub> 0Ah     01h (5V)     2       V <sub>VGL</sub> 0Bh     04h (-7.9V)     4	Symbol     Address     Factory Value     Bit Count     Min       CHN <sub>DIS</sub> 00h     00h     6     - $V_{AVDD}$ 01h     29h (17.6V)     6     13.5V       HVS <sub>AVDD</sub> 02h     08h (1.6V)     4     0V       I <sub>CLIM1</sub> 03h     04h (1.6A)     3     0A       t <sub>4</sub> 04h     00h (10ms)     1     10ms       V <sub>BUCK1</sub> 05h     0Bh (3.3V)     4     2.2V       V <sub>BUCK2</sub> 06h     04h (1.2V)     5     0.8V       V <sub>BUCK3</sub> 07h     28h (8.8V)     6     4.8V       V <sub>GH</sub> 08h     0Ah (30V)     4     20V       V <sub>GH</sub> 08h     0Ah (30V)     4     0V       V <sub>SDV_OS</sub> 0Ah     01h (5V)     2     0V       V <sub>VGL</sub> 0Bh     04h (-7.9V)     4     (-)5.5V	Symbol     Address     Factory Value     Bit Count     Min     Max       CHN <sub>DIS</sub> 00h     00h     6     -     - $V_{AVDD}$ 01h     29h (17.6V)     6     13.5V     19.8V       HVS <sub>AVDD</sub> 02h     08h (1.6V)     4     0V     3V       I <sub>CLIM1</sub> 03h     04h (1.6A)     3     0A     2.8A       t <sub>4</sub> 04h     00h (10ms)     1     10ms     20ms $V_{BUCK1}$ 05h     0Bh (3.3V)     4     2.2V     3.7V $V_{BUCK2}$ 06h     04h (1.2V)     5     0.8V     3.3V $V_{BUCK2}$ 06h     04h (1.2V)     5     0.8V     3.3V $V_{BUCK3}$ 07h     28h (8.8V)     6     4.8V     11.1V $V_{GH}$ 08h     0Ah (30V)     4     20V     35V $V_{GH_OS}$ 09h     06h (6V)     4     0V     15V $V_{SDV_OS}$ 0Ah     01h (5V)     2     0V     15V

#### Table 2 AAT1218 slave address byte

#### Channel Disable register 00h - Factory value 00h

MSB	Bit 6	Bit 5	Bit4	Bit3	Bit2	Bit1	LSB
		BK2	BK3	VGH	VGL	VGHM	NTC
Reserved	Reserved	Enable=0	Enable=0	Enable=0	Enable=0	Enable=0	Enable=0
		Disable=1	Disable=1	Disable=1	Disable=1	Disable=1	Disable=1

#### MRT register FEh – Factory value 0Fh

MSB	Bit 6	Bit 5	Bit4	Bit3	Bit2	Bit1	LSB		
Reserved	Reserved Reserved Reserved 1 1 1 1								
*MRT register	*MRT register is read-only. It means that the AAT1218 uses EEPROM (not MTP/OTP)								

MRT register is read-only. It means that the AAT1218 uses EEPROM (not MTP/OTP).

#### Control register (FFH)

WEE Reserved Reserved Reserved Reserved Reserved Reserved REE/RDF	MSB	Bit 6	Bit 5	Bit4	Bit3	Bit2	Bit1	LSB
	WEE	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	REE/RDR

- 台灣類比科技股份有限公司 -

Advanced Analog Technology, Inc. -

Version 0.02

Page 24 of 32



\*WEE =1: Write data to EEPROM.

REE/RDR=1: Read data from EEPROM.

REE/RDR=0: Read data from DAC register.

### **I<sup>2</sup>C Protocol**


When the R/W bit and A0 bit are 0 (such as in 40h), the master is indicating it will write data to the slave. If R/W = 1 and A0 is 0 (41h in this case), the master is indicating it wants to read from the slave. During an  $1^{2}$ C write operation, the master must transmit a register address to identify the memory location where the slave is to store the data. The register address is always the second byte transmitted during a write operation following the slave address byte.

During power-up, the values stored in the EE (EEPROM, nonvolatile memory) are recalled into the DR (DAC Register, volatile memory).

#### WRITE OPERATION

#### Write single byte to the DR (DAC Register):

- Step 1: Master sends Start Condition.
- Step 2: Master sends the value 40h. (the AAT1218 address 0100000b and R/W bit = Low) AAT1218 will acknowledge a bit for this byte.
- Step 3: Send DR address (ex.01h, address of Boost) AAT1218 will acknowledge a bit for this byte
- Step 4: Send the data to be written to the DR (ex.14h, Boost= 15.5V) AAT1218 will acknowledge a bit for this byte
- Step 5: Master sends Stop Condition.
- Example: Writing 14h (15.5V) to the DR address 01h (Boost)



- 台灣類比科技股份有限公司 -

Advanced Analog Technology, Inc. – Version 0.02

Page 25 of 32






#### Write multiple bytes to the DR (DAC register):

- Step 1: Master sends Start Condition.
- Step 2: Master sends the value 40h. (the AAT1218 address 0100000b and R/W bit = Low) AAT1218 will acknowledge a bit for this byte.
- Step 3: Send DR address (ex.01h, address of Boost)

AAT1218 will acknowledge a bit for this byte

- Step 4: Send the data to be written to the DR (ex.14h, Boost= 15.5V)
  - AAT1218will acknowledge a bit for this byte
- Step 5: Master continues sending the other bytes to be written to the DRs.
  - AAT1218will acknowledge a bit for each byte and DR address will automatically increase
- Step 6: Master sends Stop Condition.


Example: Writing 14h(15.5V), 00h(0V), 03h(1.2A) to the DR address 01h, 02h, 03h (Boost, Boost HVS, Current limit)



#### Write all DR (DAC Register) data to EE (EEPROM):

- Step 1: Master sends Start Condition.
- Step 2: Master sends the value 40h. (the AAT1218 address 0100000b and R/W bit = Low) AAT1218 will acknowledge a bit for this byte.
- Step 3: Send CR (Control Register) address (FFh)
  - AAT1218 will acknowledge a bit for this byte
- Step 4: Send the the value 80h to make duplicate dates from DR to EE
  - AAT1218 will acknowledge a bit for this byte
- Step 5: Master sends Stop Condition.

Example: Writing all DR (00h to 0Bh) data to EE at one time.



- 台灣類比科技股份有限公司 -

Advanced Analog Technology, Inc. – Version 0.02


Page 26 of 32



#### **READ OPERATION**

#### Read single data from DAC register (DR):

- Step 1: Master sends Start Condition.
- Step 2: Master sends the value 40h. (the AAT1218 address 0100000b and R/W bit = Low) AAT1218 will acknowledge a bit for this byte.
- Step 3: Send Control Register (CR) address (FFh)
  - AAT1218 will acknowledge a bit for this byte
- Step 4: Send the the value 00h to specify that the data is read from the DR
  - AAT1218 will acknowledge a bit for this byte
- Step 5: Master sends Stop Condition.
- Step 6: Master sends Start Condition.
- Step 7: Master sends the value 40h. (the AAT1218 address 0100000b and R/W bit = Low) AAT1218 will acknowledge a bit for this byte.
- Step 8: Send specified DR address to be read (ex.01h, address of Boost) AAT1218 will acknowledge a bit for this byte
- Step 9: Master sends Start Condition (Repeated Start Condition, instead of Stop Condition)
- Step 10: Master sends the value 41h. (the AAT1218 address 0100000b and R/W bit = High)
  - AAT1218 will acknowledge a bit for this byte.
- Step 11: Master read the data from DR and not-acknowledges for this byte.
- Step 12: Master sends Stop Condition.
- Example: Reading data from the DR addresses 01h (Boost)



- 台灣類比科技股份有限公司 -

Advanced Analog Technology, Inc. – Version 0.02 Page 27 of 32




#### Read multiple data from DAC register (DR):

- Step 1: Master sends Start Condition.
- Step 2: Master sends the value 40h. (the AAT1218 PMIC address 0100000b and R/W bit = Low) AAT1218 will acknowledge a bit for this byte.
- Step 3: Send Control Register (CR) address (FFh)

AAT1218 will acknowledge a bit for this byte

- Step 4: Send the the value 00h to specify that the data is read from the DR
  - AAT1218 will acknowledge a bit for this byte
- Step 5: Master sends Stop Condition.
- Step 6: Master sends Start Condition.
- Step 7: Master sends the value 40h. (the AAT1218 PMIC address 0100000b and R/W bit = Low) AAT1218 will acknowledge a bit for this byte.
- Step 8: Send specified DR address to be read (ex.01h, address of Boost)
  - AAT1218 will acknowledge a bit for this byte
- Step 9: Master sends Start Condition (Repeated Start Condition, instead of Stop Condition)
- Step 10: Master sends the value 41h. (the AAT1218 address 0100000b and R/W bit = High)
  - AAT1218 will acknowledge a bit for this byte.
- Step 11: Master continues read the data from DR and acknowledges a bit for each byte. But, master not-acknowledges after received the last reading data. The DR address will automatically increase
- Step 12: Master sends Stop Condition.

Example: Reading data from the DR addresses 01h, 02h and 03h (Boost, Boost HVS and Current Limit)



- 台灣類比科技股份有限公司 -


Advanced Analog Technology, Inc. – Version 0.02

Page 28 of 32



#### Read single data from EEPROM (EE):

- Step 1: Master sends Start Condition.
- Step 2: Master sends the value 40h. (the AAT1218 address 0100000b and R/W bit = Low) AAT1218 will acknowledge a bit for this byte.
- Step 3: Send Control Register (CR) address (FFh)
- AAT1218 will acknowledge a bit for this byte Step 4: Send the the value 01h to specify that the data is read from the EE
  - AAT1218 will acknowledge a bit for this byte
- Step 5: Master sends Stop Condition.
- Step 6: Master sends Start Condition.
- Step 7: Master sends the value 40h. (the AAT1218 address 0100000b and R/W bit = Low) AAT1218 will acknowledge a bit for this byte.
- Step 8: Send specified EE address to be read (ex.01h, address of Boost) AAT1218 will acknowledge a bit for this byte
- Step 9: Master sends Start Condition (Repeated Start Condition, instead of Stop Condition)
- Step 10: Master sends the value 41h. (the AAT1218 address 0100000b and R/W bit = High)
  - AAT1218 will acknowledge a bit for this byte.
- Step 11: Master read the data from EE and not-acknowledges for this byte.
- Step 12: Master sends Stop Condition.
- Example: Reading data from the EE addresses 01h (Boost)



- 台灣類比科技股份有限公司 -

Advanced Analog Technology, Inc. – Version 0.02

Page 29 of 32






#### Read multiple data from EEPROM (EE):

- Step 1: Master sends Start Condition.
- Step 2: Master sends the value 40h. (the AAT1218 address 0100000b and R/W bit = Low) AAT1218will acknowledge a bit for this byte.
- Step 3: Send Control Register (CR) address (FFh)

AAT1218 will acknowledge a bit for this byte

- Step 4: Send the the value 01h to specify that the data is read from the EE
  - AAT1218 will acknowledge a bit for this byte
- Step 5: Master sends Stop Condition.
- Step 6: Master sends Start Condition.
- Step 7: Master sends the value 40h. (the AAT1218 address 0100000b and R/W bit = Low) AAT1218 will acknowledge a bit for this byte.
- Step 8: Send specified EE address to be read (ex.01h, address of Boost) AAT1218 will acknowledge a bit for this byte
- Step 9: Master sends Start Condition (Repeated Start Condition, instead of Stop Condition)
- Step 10: Master sends the value 41h. (the AAT1218 address 0100000b and R/W bit = High)
  - AAT1218 will acknowledge a bit for this byte.
- Step 11: Master continues read the data from EE and acknowledges a bit for each byte. But, master not-acknowledges after received the last reading data. The EE address will automatically increase
- Step 12: Master sends Stop Condition.
- Example: Reading data from the EE addresses 01h, 02h, 03h (Boost, Boost HVS, Current Limit)



- 台灣類比科技股份有限公司 –
Advanced Analog Technology, Inc. –
Version 0.02

Page 30 of 32



# LAYOUT CONSIDERATION

System performance such as stability, transient response, and EMI is greatly affected by the PCB layout. Below are some general layout guidelines to follow when designing in the AAT1218.

#### Inductor

Always try to use shielded low EMI inductor with a ferrite core.

#### **Bypass Capacitors**

Place the low ESR ceramics bypass capacitors as close as possible to the VIN (INVL) pin. This will help eliminate trace inductance effects and will minimize noise present on the internal supply rail. The ground connection of the VIN bypass capacitor should referenced to analog ground (AGND).

#### **Output Capacitors**

Minimize the trace length and maximize the trace width to minimize the parasitic inductance between the output capacitors of each regulator and its load for best transient response.

#### **High Current Loop**

The boost and buck regulators contain the high current loop. High current flows from the positive terminal of the input bulk capacitor, through the inductor, the catch diode, the output capacitor, to the negative terminal of the output capacitor, and back to the negative terminal of the input bulk capacitor. This high current path should be minimized in length and its trace width maximized. The inductor, catch diode, output capacitor should be placed as close as possible to the switch node LX (LX1, LXBK1, LXBK2, LXBK3). The input bulk capacitance should also be placed close to these power path components to shorten the power ground length between the input and output.

#### **Compensation Components**

Any components for compensation components should be placed as close as possible to the pin or device. Minimize any trace length to avoid noise pickup.


#### **Ground Plane**

Use a power ground plane for the boost and buck output capacitor ground, for the boost and buck input bulk capacitor ground, charge pump output capacitor grounds, and PGND pins (PGND, PGND1, PGND2, PGND3). All power ground nodes should be connected using short trace length but wide trace width, which helps lower IR drops and minimize noise. Create an analog ground plane (AGND) for VIN bypass capacitor grounds, compensation component ground, feedback resistive network grounds, and also the AGND pins. Note that the IC's bottom side expose pad should also be connected to the analog ground plane. Analog ground (AGND) and power ground (PGND, PGND1, PGND2, PGND3) should be connected only at one signal point, near the expose pad by shorting the AGND pin to the expose pad.

- 台灣類比科技股份有限公司 –
Advanced Analog Technology, Inc. –
Version 0.02
Page 31 of 32



PACKAGE DIMENSION WQFN40-6X6



	Dima	naiana In Millimat						
Symbol	Dimensions In Millimeters							
Cynnoor	MIN	TYP	MAX					
A	0.70	0.75	0.80					
A1	0.00	0.02	0.05					
b	0.18	0.25	0.30					
C		0.20						
D	5.90	6.00	6.10					
D2	4.05	4.10	4.15					
E	5.90	6.00	6.10					
E2	4.05	4.10	4.15					
е	е							
L	0.35	0.40	0.45					

- 台灣類比科技股份有限公司 -

Advanced Analog Technology, Inc. – Version 0.02

Page 32 of 32